Skip to content
NEWKreativwit is open for business • Now onboarding new clients
Kreativwit

Architectural Insights & Engineering Postmortems.

Deep technical dissections, distributed systems benchmarks, and real-world postmortems straight from our principal architects and staff engineers.

Subscribe via RSS
FLAGSHIP DEEP DIVE • DISTRIBUTED SYSTEMS
14 MIN READ • PUBLISHED

Scaling Synthetix Cloud: How We Squeezed 10x Throughput From 128 GPU Ray Worker Pools

An exhaustive postmortem on debugging tail latency in PyTorch tensor serialization, eliminating GIL contention in async Rust executors, and building zero-copy shared memory IPC across NVLink clusters.

  • Rust
  • Ray
  • NVLink
  • IPC
Read the full paper
Vikram Mehta
PRINCIPAL ARCHITECT • HIGH PERFORMANCE COMPUTE
synthetix_ipc_pool.rsZERO-COPY MEMORY PIPELINE
#[inline(always)]pub async fn dispatch_tensor_block<T>(    pool: &Arc<ShmRingBuffer>,    tensor: TensorRef<CUDAHost>,) -> Result<DmaFuture, IpcFault> {    // bypass GIL using direct unified memory handle    let handle = pool.acquire_unpinned_slot().await?;    handle.zero_copy_splice(tensor.raw_ptr(), tensor.bytes())?;    metrics::counter!("ipc.dma_dispatch").increment(1);    Ok(handle.into_future())}

More dispatches